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VHF Wide-Band, Dual-Polarization Microstrip-Patch Antenna
A dual-stacked-patch design incorporates several improvements over a basic design.
NASA’s Jet Propulsion Laboratory, Pasadena, California
The figure depicts selected aspects of
a very-high-frequency (VHF) microstrip-
patch antenna designed and built to sat-
isfy requirements specific to an airborne
synthetic-aperture radar system for
measuring the thickness of sea ice. One
of the requirements is that the antenna
be capable of functioning over the rela-
tively wide frequency band of 127 to 172
MHz — corresponding to a fractional
bandwidth of about 30 percent relative
to a nominal mid-band frequency of
149.5 MHz. Another requirement is that
the antenna be capable of functioning
in either or both of two orthogonal lin-
ear polarizations. In addition, the an-
tenna is required to be as compact and
lightweight as possible.
In a basic design according to gener-
ally accepted microstrip-patch-antenna-
engineering practice, one would ordi-
narily use a relatively thick dielectric
substrate and multiple feed probes to
obtain the desired combination of
wide-band and dual-polarization capa-
bilities. However, the combination of a
thick substrate and multiple feeds
would give rise to higher-order electro-
magnetic nodes, thereby undesirably
contributing to cross polarization and
to reduction of the isolation between
feed probes. To counter these adverse
effects while satisfying the require-
ments stated above, the design of this
antenna incorporates several improve-
ments over the basic design.
The antenna features dual stacked
square radiator patches, a ground plane,
and relatively thick dielectric made of
foam having a low value (1.05) of relative
permittivity. The sides of the top and bot-
tom radiator patches are 69.3 cm and
76.2 cm long, respectively. The patches
are mechanically supported by the dielec-
tric substrates. The bottom radiator patch
lies 6.5 cm above the ground plane,
which is a square of side length 117 cm.
The top radiator patch lies 10.16 cm
above the bottom radiator patch.
The bottom radiator patch is excited
via square capacitive feed probes, the
capacitive patches of which have a side
length of 6.35 cm. The top radiator
patch is excited parasitically from the
bottom radiator patch. Four feed
probes (instead of the minimum of two
feed probes needed for dual polariza-
tion) are used to increase the wide-
band capability, suppress higher-order
modes, and reduce cross-polarization
levels. Each probe is located 2.54 cm
from the center of the antenna and its
capacitive patch is located 1.4 cm
below the bottom radiator patch.
Within each pair of oppositely located
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This Dual-Polarization Microstrip-Patch Antenna incorporates several design features to enable wide-
band operation with minimal cross polarization and minimal coupling between orthogonal pairs of
feed probes.
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feed probes, the two probes are excited
180° out of phase with each other to
suppress higher-order modes. For addi-
tional suppression of higher-order
modes, a shorting pin is soldered to
both the upper and lower patches and
the ground plane at the center of the
antenna.
In the absence of corrective action, the
use of four feed probes and thick sub-
strates would result in unacceptably large
amounts of coupling between oppositely
located probes. To reduce this coupling,
24 additional shorting pins, located along
the two axes of symmetry, are soldered be-
tween the bottom patch and the ground
plane. Power is coupled to the antenna via
two 180° hybrids, each for exciting one of
the pairs of oppositely located probes.
This work was done by John Huang of
Caltech for NASA’s Jet Propulsion Labora-
tory. For further information, contact iaof-
fice@jpl.nasa.gov.
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Onboard Data Processor for Change-Detection Radar Imaging
This system could be used to map earthquakes, landslides, floods, and wildfires.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A computer system denoted a
change-detection onboard processor
(CDOP) is being developed as a means
of processing the digitized output of a
synthetic-aperture radar (SAR) appara-
tus aboard an aircraft or spacecraft to
generate images showing changes that
have occurred in the terrain below be-
tween repeat passes of the aircraft or
spacecraft over the terrain. When fully
developed, the CDOP is intended to be
capable of generating SAR images
and/or SAR differential interfero-
grams in nearly real time. The CDOP is
expected to be especially useful for un-
derstanding some large-scale natural
phenomena and/or mitigating natural
hazards: For example, it could be used
for near-real-time observation of sur-
face changes caused by floods, land-
slides, forest fires, volcanic eruptions,
earthquakes, glaciers, and sea ice
movements. It could also be used to ob-
serve such longer-term surface changes
as those associated with growth of vege-
tation (relevant to estimation of wild-
fire fuel loads).
The CDOP is, essentially, an interfero-
metric SAR processor designed to oper-
ate aboard a radar platform. The CDOP
design features a compact processor ar-
chitecture chosen to combine the flexi-
bility of microprocessors with the very
high speed of field-programmable gate
arrays (FPGAs) so as to optimize
throughput performance while main-
taining flexibility. The processor design
addresses three critical requirements of
real-time, onboard processing hardware
for interferometric SAR imaging: high
computational throughput, a large
amount of onboard memory, and high-
speed data interconnections throughout
the processing chain. The functional
blocks of the CDOP (see figure) include
the following:
• Preprocessor — A microprocessor within
a control-and-interface computer
serves as a preprocessor that generates
parameters necessary for generation of
SAR image data from a combination of
ephemeris and radar-configuration
data. For the ephemeris data, the pre-
processor implements a six-state
(three position and three velocity co-
ordinates) Kalman filter to effect real-
time reconstruction of the platform
trajectory from the outputs of an iner-
tial navigation unit and a Global Posi-
tioning System receiver. The pre-
processor also includes an azimuth
pre-summer to decimate and re-align
range-compressed data in the along-
track direction, and an optional mo-
tion compensation-module for air-
borne interferometric SAR. The
output of the preprocessor is utilized
by the SAR image formers described
next.
• SAR Image Formers — The raw SAR data
are processed into SAR image data by
two FPGA SAR processors that imple-
ment a range-Doppler algorithm with
motion-compensation capability. The
two SAR processors accept two input
streams of raw radar data: typically,
these would be (1) the real-time
stream of data from the high-speed
digital back end of the operating radar
apparatus and (2) a stream of corre-
sponding data from a previous pass re-
trieved from a high-speed storage de-
vice via a fiber-optic link. Alternatively,
if the radar platform were to include
two radar apparatuses in an interfero-
metric configuration, then the CDOP
could process the near-real-time
streams of data from these apparatuses
for use in generating a single-pass in-
terferogram.
• Interferometric Postprocessor — Another
microprocessor generates SAR inter-
ferometric image data from the out-
puts of the two SAR processors. In a
typical application, the output of this
processor would be transmitted to a
ground station (downlinked). Be-
cause all of the processing up to the
point of downlinking would be done
onboard, the downlink data rate nec-
essary for observing changes in the
terrain would be significantly re-
duced.
This work was done by Yunling Lou, Ronald
J. Muellerschoen, Steve A. Chien, and Sasan S.
Saatchi Caltech and Duane Clark of Leeward
Engineering for NASA’s Jet Propulsion Labora-
tory. Further information is contained in a
TSP (see page 1).
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Real-Time and Stored Raw Radar Data are processed in the CDOP to generate images of surface changes
in scanned terrain.
